In this article described the procedure of design CIC decimation filters with variable decimation factor used in DSP with more economical and operating efficiency. The described method of compensating amplitude degradation due variable decimation factor allows to reduce FPGA resources or die area in comparison with other methods. The considered filter has 2x greater efficiency of FPGA resource usage and 60% higher operating frequency. Recommendations for design, application use and a design example with the necessary requirements is given.
I. INTRODUCTION
In the process of implementing digital receivers, it is necessary to lower the sampling rate of the signal at the mixer output for subsequent processing at a low frequency. A resampling filter performs this operation, which is part of the DDC (Digital Down Converter).
In systems for resampling signals with large values of changing the sampling rate, CIC (Cascaded Integrator-Combs) filters are commonly used. A large number of authors [1 -6] describes these filters, and only recently, they have gained spread due a rapid increase in the use of SDR (Software-Defined Radio).
The DDC transfers the signal spectrum to a lower frequency and performs a resampling of the signal for transmission to subsequent digital processing devices.
Based on these filters, performing filtering on the overlap of the signal spectra when a change in the sampling rate. Their distinctive feature from other types of filters is the ability to change the sampling rate in a wide range (mostly from 8 to 8192, but it is also possible to extend the range up to 32000 [7] ), and in the absence of multiplication operations. These advantages make CIC filters attractive for implementation in FPGA (Field-Programmable Gate Array), DSPs (Digital Signal Processors) and IC (Integrated Circuit), is the processing at a sufficiently high frequency.
When implementing CIC filter on FPGA is necessary to reduce the word length of the intermediate calculations in order to save logic modules (ALM), and implement variable decimation factor, which entails a problem of change signal level at the filter output nonlinearly.
In [1] describes the possibility of design CIC filters with discarding of least significant bits on each stage of filtering, with a small accuracy loss.
Most of software for generate HDL description of CIC filters gives a feature to change decimation factor in the runtime for full precision internally computations only. Also, this feature is available with reduced registers length, but resource usage of device in many cases is ineffective.
The main difficult of compensation unwanted output signal level decreasing is impossibility amplifying signal at output of filter, because for large decimation factor deviation useful signal may be lost.
Section III describes a theory for design required CIC filter, with amplitude degradation compensation of signal on the output of filter due variable decimation factor.
In Section IV outlined results of simulating and comparison of designed in this paper and automatically generated CIC filters, by resource of FPGA used for implement considered filters and maximum operating frequency also.
II. PROBLEM STATEMENT
Due change decimation factor of CIC filter, amplitude of output signal changing non-linear and for large deviation of decimation factor from initial, useful information may corrupted.
The objective of this work is to provide a design methodology for a CIC filter with variable decimation factor, a reduced internal registers bit length by Hogenauer pruning theory and compensation of non-linearly changing CIC gain.
To assess the FPGA resource usage and give recommendations when implementing CIC using the following method.
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where Rdecimation factor, Mdelay in comb section.
Used a Z-transform how it's shown in [8] from (1) 
Filter reject all harmonics upper then fstop and can be find as
Zeros of filter placed on frequencies multiplies fstop and defined by equation (5) 0.
,
How it is seen in Fig. 2 , on zero-frequency CIC filter has a large gain, what is the reason unwanted growth internally register and adder length.
Maximum output magnitude of CIC filter Gmax due zerofrequency gain can be find by
Maximum register length with sign bit (6) is
To reduce large internally bit word length to the required output width, we can discard the LSB's in the amount is
However, solution (8) generate output signal distortion, a white noise with a large amplitude [9] .
Method of reduce register widths suggested by Hogenauer in [1] is equal mean error from 2N error sources to error produced by last error source on 2N+1 stage 
So used the foregoing equations we can achieve the next expression, detailed in [1] , number of bits will be discarded on each stage with reasonable noise variance can be find as Due to the fact then in runtime, register width remains unchanged, it is necessary to amplify input signal. Amplifying on the final stage or any of internally stage is ineffective.
Amplifying on internal stage is ineffective because amplify internal computations with decreased register width becomes amplifying white noise with large variance where Rbase is the decimation factor used for design CIC filter, Rnew is the decimation factor different from initial. From (16) and (17) becomes clear, bit-shift method can fully compensate decreasing of amplitude when decimation factor is power-of-2.
Compensation method by multiplier has a better precision then bit-shift register, but high frequency multipliers are needed or free space of IC, for few cases, it is unacceptable.
IV. EXPERIMENTAL RESULTS

A. Computer Modeling Results
For research CIC filter, will design one with follow requirements fs = 100 MHz, fout = 50 kHz, N = 4, M = 1, Bin = 16, Bout = 20. By (4) find required decimation factor R = 2000. For next computations take R = 2048.
Bit-length of non-truncated adders can be found by (7) Bmax = 60 and total truncated bits by (8) B2N+1 = 40. Compensation coefficient GAIN can be found by (16) и (17) every time when decimation factor is changed, or in the design process developer find compensation coefficients for factors R and save his in the memory.
Structure of CIC filter with pruning by Hogenauer and compensation of decreasing gain showed in Fig. 4 .
Gain compensation may be implement by two ways: bit-shift register or multiplier.
Dependence of gain by decimation factor with different compensation methods, showed in Fig. 5 .
Markers on the Fig. 5 pointing when both methods give a same compensation to output signal.
Due limited bit width of multipliers, compensated gain has some unevenness showed in Fig. 6 .
B. HDL-Synthesis Results
According to the above is synthesis HDL-description for CIC filters with variable decimation factor from various vendors.
Resource usage of FPGA and maximum operating frequency for various filters given in Table I. To perform this part was used a following instruments MATLAB HDL-Coder, Quartus Prime 18.1 and Timing Analyzer. The operation of filters for crystals of different speeds is guaranteed at the frequencies indicated in the column Slow, according to [10] .
V. DISCUSSION OF RESULTS
The dependence shown in Fig. 5 confirm conclusion in (17) that is fully compensation of amplitude degradation of signal by shift-bit register is possible only when decimation factors be equal power-of-two.
When implement CIC filters with compensation of decreasing gain in hardware with large relation Rbase to Rnew, due limited bit width of DSP-multipliers, is convert to cascaded mult/adders is may needed, how is describes in [11] and [12] .
In Section IV.B, the information on the use of FPGA resources show that the use of this compensation technique does not critically affect the maximum operating frequency of the filter, but it saves a significant amount of ALM and memory blocks compared with similar solutions. 
VI. CONCLUSION
In this paper have been describes a method of design CIC decimation filters with decreased register and adders bit-length by Hogenauer pruning theory, programmable decimation factor and compensation non-linearly CIC filter gain changing.
Computer modeling of designed CIC filter confirmed performance of compensation method described in this paper. However most accurate method by multiplier-compensated is most expensive for some applications, because multiplier is operating on high frequency of input sample rate and use a few DSP-blocks.
Comparing filter what been designed in this work with filters suggested by vendors of software or IP cores for automatic generate HDL-description of CIC filter shows efficient of compensation method suggested in this paper. Filter designed in this work more economical for resource usage of FPGA and have maximum operating frequencies.
In the process of design CIC filter with large deviation Rnew to Rbase is bit width of multiplier may spread and convert multiplier to cascaded form may needed, so choice of compensation mode is necessary and must to base on free resources of the device.
